







Mark scheme

Question			Answer/Indicative content	Marks	Guidance																																				
1	a		<p>1 mark per group of 2 rows</p> <table><tr><th>A</th><th>B</th><th>C</th><th>P</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> <p>1 mark 1 mark 1 mark 1 mark</p>	A	B	C	P	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	1	1	0	0	0	1	0	1	1	1	1	0	1	1	1	1	1	4 (AO2)	Accept True / False etc.
A	B	C	P																																						
0	0	0	0																																						
0	0	1	1																																						
0	1	0	0																																						
0	1	1	1																																						
1	0	0	0																																						
1	0	1	1																																						
1	1	0	1																																						
1	1	1	1																																						
	b		<p>1 mark each</p> <ul style="list-style-type: none">NOT AB OR CAND gate with two inputs 	3 (AO3)	<p>Max 2 if not logically correct or any additional / missing gates.</p> <p>Shapes of gates must be correct with correct number of inputs. Ignore annotation of gate names.</p> <p>NOT gate must include circle. Other gates must not include circle.</p> <p><u>Examiner's Comments</u></p> <p>Drawing logic circuits is now a commonly asked question and candidates are generally competent at doing this. Where issues did arise, they tended to be missing the circle from the NOT gate (and therefore turning it into a buffer, not a logic gate) or including the incorrect number of inputs into a gate.</p> <p>Key point – logic gates</p> <p>Candidates are expected to be able to draw the correct shapes for each gate. A number of candidates labelled their gates up, but this is not necessary; examiners are instructed to mark the shape of each gate and ignore any labelling.</p> <p>Candidates are not allowed to take stencils or other tools that allow them to more easily draw these gates into an examination unless as part of a</p>																																				

					specific access arrangement agreed by OCR.																																				
			Total	7																																					
2	a		<ul style="list-style-type: none">• B OR C• AND gate with A as one input...• ...and output of BP1 as other input	3 (AO2 1b)	<div></div> <p>Mark shape of gates, ignore candidate annotation.</p>																																				
	b		<p>One mark per highlighted section</p> <table><thead><tr><th>A</th><th>B</th><th>C</th><th>P</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	C	P	0	0	0	1	0	0	1	1	0	1	0	1	0	1	1	1	1	0	0	0	1	0	1	0	1	1	0	0	1	1	1	1	3 (AO1 1a, AO2 1a)	
A	B	C	P																																						
0	0	0	1																																						
0	0	1	1																																						
0	1	0	1																																						
0	1	1	1																																						
1	0	0	0																																						
1	0	1	0																																						
1	1	0	0																																						
1	1	1	1																																						
			Total	6																																					
3	a		<p>1 mark each, max 2 if not fully correct circuit.</p> <ul style="list-style-type: none">• NOT B• AND gate with A / C as one direct input...• ...Second AND gate with other (unused) A / C as direct input and output of previous stage as other input <p>Fully correct circuit is any of :</p> <ul style="list-style-type: none">• $Q = (A \text{ AND NOT } B) \text{ AND } C$• $Q = A \text{ AND } (\text{NOT } B \text{ AND } C)$• $Q = (A \text{ AND } C) \text{ AND NOT } B$ <p>See examples below :</p> <div></div>	3 (AO3 2a)	<p>Shapes of logic gates must be correct. NOT gate must include circle for inversion. No other gates should include circle.</p> <p>AND gates must have two different inputs, NOT gate must have one input. All gates must have one output.</p> <p>Correct system will always have NOT B and two other AND gates correctly joined.</p> <p>Accept alternative systems that produce the correct output.</p> <p>Accept (BOD) three input AND gate for BP2 and BP3 if used correctly.</p> <p>OK if inputs/outputs not joined up to A/B/C/Q as long as intention clear.</p> <p>If lines cross on diagram, give BOD.</p> <p>If (A AND C) AND NOT B drawn, allow NOT B as first input for BP3.</p> <p><u>Examiner's Comments</u></p> <p>This logic question is based around a</p>																																				

					<p>typical outdoor light system. The majority of candidates were able to show understanding that both the switch (input C) and the motion sensor (input A) need to be triggered for the light (output Q) to be on. However, some candidates missed the description that this only occurs at nighttime. Input B is the light sensor and so a NOT gate is required on this input to fulfil this requirement.</p> <p>Given that AND gates generally have two inputs and this system uses three inputs, two AND gates were required. The mark scheme credits any and all arrangements of these to reach the correct output.</p> <p>Examiners were also instructed to credit use of a 3 input AND gate.</p>
	b		<p>1 mark each</p> <ul style="list-style-type: none"> Logic gate 1: OR Logic gate 2: AND 	<p>2 (AO2 1a)</p>	<p>Allow A OR B / B OR A for logic gate 1</p> <p>Allow A AND B / B AND A for logic gate 2</p> <p>If logic statement provided with multiple gates (e.g. A OR B AND C) this is incorrect.</p> <p>Allow use of symbols (e.g. \vee, $+$ for OR, \wedge, \cdot for AND)</p> <p>Allow correct drawing of logic gates.</p>
			Total	5	
4		i	<ul style="list-style-type: none"> A OR B NOT C AND gate 	<p>3 (AO2 1b)</p>	<p>1 mark per gate. Correct symbols must be used.</p> <p>NOT gate must have circle for inversion, OR and AND must not have a circle</p> <p>Mark the shape of each gate, not the name written if given. Ignore any writing / notes.</p> <p>Lines do not have to be drawn or joined up, but if they are, gates must have the correct number of inputs/outputs. Penalise once then FT.</p>

					<p><u>Examiner's Comments</u></p> <p>This question was answered extremely well. Candidates were familiar with the logic symbols required for each gate.</p> <p>A few candidates missed the circle from the NOT gate symbol (which turned this into a buffer instead) or added a circle to the AND and OR gates. This turned them into NAND and NOR gates. These logic gates are not on the GCSE specification, but are covered at A Level. Teachers may find it beneficial to briefly discuss these in order to anticipate mistakes like these.</p> <p>A small number of candidates drew indistinct logic gate symbols and named them instead, such as a rectangle with AND written in; this was not credited with a mark.</p>
		ii	<ul style="list-style-type: none"> To show all possible inputs (to the logic circuit)... ...and the associated/dependent output (for each input) 	2 (AO1 1b)	<p>For 2nd BP, must be clear that the output is linked to the input values given.</p> <p>"All possible combinations of inputs and outputs" gains the first mark (all possible inputs) but not the second.</p> <p>"The output for each possible input" gains both marks</p> <p><u>Examiner's Comments</u></p> <p>It is clear that candidates have experienced and used truth tables with logic circuits. However, the majority were not able to describe the truth table's purpose with precision.</p> <p>A truth table defines the expected outputs for a logic circuit depending on the inputs given. Furthermore, the truth table covers all possible permutations of inputs.</p>

					<p>A logic circuit with three inputs (A,B and C) will have 8 possible rows in a truth table to cover the 8 possible ways that True and False values for three inputs can be arranged.</p> <p> Misconception</p> <p>The number of rows in a truth table depends on the number of inputs. The number of rows can be given by 2^x, where x is the number of inputs. Therefore, a truth table with 3 inputs would have 2^3 rows, or $2 \times 2 \times 2 = 8$ rows.</p> <p>Exemplar 1</p> <p><i>To draw what output happens for every variation of inputs, and check they are all what was intended</i></p> <p>Here the candidate has achieved both marks available; it is clear that every variation of input is included in the truth table and the output is very clearly linked to these inputs.</p>															
		iii	<ul style="list-style-type: none">8 / eight	1 (AO2 1a)	Accept other answers that equate to 8 (e.g. 2^3)															
			Total	6																
5			<table border="1"><thead><tr><th>A</th><th>B</th><th>P</th></tr></thead><tbody><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td>1</td></tr><tr><td></td><td></td><td>1</td></tr><tr><td></td><td></td><td></td></tr></tbody></table>	A	B	P						1			1				2 (AO1 1b)	<p>1 mark for each correct answer in table</p> <p>‘True’ or ‘T’ are also credit worthy.</p>
A	B	P																		
		1																		
		1																		
			Total	2																
6			<ul style="list-style-type: none">OR gate with two inputs / AND gate with two inputsDiagram as shown in guidance with no additional gates	2																
			Total	2																